

WHAT IS CLAIMED IS:

- 1 1. A method, comprising:
2 configuring a plurality of timers with interrupt event arrival rates;
3 measuring a rate of arrival of one or more interrupt events; and
4 asserting an interrupt, in response to the measured rate of arrival of the one or
5 more interrupt events being lower than the interrupt event arrival rates configured in the
6 plurality of timers.

- 1 2. The method of claim 1, wherein the one or more interrupt events are
2 arrivals of packets, and wherein the interrupt event arrival rates are different for at least
3 two timers, and the measuring is performed with the at least two timers.

- 1 3. The method of claim 1, further comprising:
2 in response to asserting the interrupt, restarting the plurality of timers.

- 1 4. The method of claim 1, wherein the configuration further comprises:
2 initializing the plurality of timers with countdown time periods, wherein a
3 countdown time period measures a period of time; and
4 initializing the plurality of timers with a reset criteria, wherein a first reset
5 criterion for a first timer indicates a first number of interrupt events that are to be received
6 by the first timer within a first countdown time period for the first timer to be restarted.

- 1 5. The method of claim 1, wherein the configuration of the plurality of timers
2 regulates a latency of an arriving interrupt event in generating interrupts.

- 1 6. The method of claim 1, wherein the configuration, measurement, and
2 assertion result in one interrupt being generated for a plurality of arriving events.

1 7. The method of claim 1, wherein the configuration, measurement, and
2 assertion are performed by an interrupt generator, including an Input/Output controller,
3 wherein the interrupt generator is coupled to a computational device, wherein the
4 computational device is capable of receiving the one or more interrupt events to result in
5 interrupts at one rate at which the computational device can process the interrupts without
6 decreasing performance of other functions of the computational device.

1 8. The method of claim 1, wherein the configuration and assertion are
2 performed by an interrupt moderator included in a computational device, wherein the
1 interrupt moderator includes the plurality of timers, wherein an interrupt moderation level
2 of a first timer is different from an interrupt moderation level of a second timer.

1 9. The method of claim 1, wherein the configuration of the plurality of timers
2 is based on a consideration of possible load on a processor based on a level of possible
3 interrupts to the processor and a desired latency of the arriving interrupt events.

1 10. An interrupt generator, wherein the interrupt generator is capable of being
2 coupled to a computational device, the interrupt generator comprising:
3 a plurality of timers capable of being configured with interrupt event arrival rates;
4 and
5 an interrupt moderator coupled to the plurality of timers, wherein the interrupt
6 moderator is capable of measuring a rate of arrival of one or more interrupt events, and
7 wherein the interrupt moderator is capable of asserting an interrupt in response to the
8 measured rate of arrival of the one or more interrupt events being lower than the interrupt
9 event arrival rates configured in the plurality of timers.

1 11. The interrupt generator of claim 10, wherein the interrupt generator is an
2 I/O controller, wherein the one or more interrupt events are arrivals of packets, and
3 wherein the interrupt event arrival rates are different for at least two timers.

1 12. The interrupt generator of claim 10, wherein in response an assertion of
2 the interrupt, the interrupt moderator is capable of restarting the plurality of timers.

1 13. The interrupt generator of claim 10, wherein the interrupt moderator
2 further comprises:
3 countdown time periods, wherein the interrupt moderator is capable of initializing
4 the plurality of timers with the countdown time periods, wherein a countdown time period
5 measures a period of time; and
6 reset criteria, wherein the interrupt moderator is capable of initializing the
7 plurality of timers with the reset criteria, wherein a first reset criterion for a first timer
8 indicates a first number of interrupt events that are to be received by the first timer within
9 a first countdown time period for the first timer to be restarted.

1 14. The interrupt generator of claim 10, wherein a configuration of the
2 plurality of timers is capable of regulating a latency of an arriving interrupt event in
3 generating interrupts.

1 15. The interrupt generator of claim 10, wherein one interrupt is generated for
2 a plurality of arriving interrupt events..

1 16. The interrupt generator of claim 10, wherein the interrupt generator is an
2 Input/Output controller, wherein the computational device is capable of receiving the one
3 or more interrupt events to result in interrupts at one rate at which the computational
4 device is capable of processing the interrupts without a decrease in the performance of
5 other functions of the computational device.

1 17. The interrupt generator of claim 10, wherein the interrupt moderator is
2 included in the computational device, wherein the interrupt moderator includes the

3 plurality of timers, wherein an interrupt moderation level of a first timer is different from
4 an interrupt moderation level of a second timer.

1 18. The interrupt generator of claim 10, wherein the configuration of the
2 plurality of timers is based on a consideration of possible load on a processor of the
3 computational device based on a level of possible interrupts to the processor and a desired
4 latency of the arriving interrupt events.

1 19. A system, comprising:
2 a computational device;
3 a data storage coupled to the computational device;
4 a data storage controller to manage Input/Output access to the data storage,
5 wherein the data storage controller is coupled to the computational device;
6 an interrupt generator, wherein the interrupt generator is capable of being coupled
7 to the computational device;
8 a plurality of timers capable of being configured with interrupt event arrival rates,
9 wherein the plurality of timers is coupled to the interrupt generator; and
10 an interrupt moderator coupled to the plurality of timers, wherein the interrupt
11 moderator is capable of measuring a rate of arrival of one or more interrupt events, and
12 wherein the interrupt moderator is capable of asserting an interrupt in response to the
13 measured rate of arrival of the one or more interrupt events being lower than the interrupt
14 event arrival rates configured in the plurality of timers.

1 20. The system of claim 19, further comprising:
2 countdown time periods, wherein the interrupt moderator is capable of initializing
3 the plurality of timers with the countdown time periods, wherein a countdown time period
4 measures a period of time; and
5 reset criteria, wherein the interrupt moderator is capable of initializing the
6 plurality of timers with the reset criteria, wherein a first reset criterion for a first timer

7 indicates a first number of interrupt events that are to be received by the first timer within
8 a first countdown time period for the first timer to be restarted.

1 21. The system of claim 19, wherein the interrupt generator is an Input/Output
2 controller, wherein in response to the assertion of the interrupt, the interrupt moderator is
3 capable of restarting the plurality of timers.

1 22. An article of manufacture, wherein the article of manufacture is capable of
2 causing operations, the operations comprising:
3 configuring a plurality of timers with interrupt event arrival rates;
4 measuring a rate of arrival of one or more interrupt events; and
5 asserting an interrupt, in response to the measured rate of arrival of the one or
6 more interrupt events being lower than the interrupt event arrival rates configured in the
7 plurality of timers.

1 23. The article of manufacture of claim 22, wherein the one or more interrupt
2 events are arrivals of packets, and wherein the interrupt event arrival rates are different
3 for at least two timers, and the measuring is performed with the at least two timers.

1 24. The article of manufacture of claim 22, the operations further comprising:
2 in response to asserting the interrupt, restarting the plurality of timers.

1 25. The article of manufacture of claim 22, wherein the configuration further
2 comprises:
3 initializing the plurality of timers with countdown time periods, wherein a
4 countdown time period measures a period of time; and
5 initializing the plurality of timers with reset criteria, wherein a first reset criterion
6 for a first timer indicates a first number of interrupt events that are to be received by the
7 first timer within a first countdown time period for the first timer to be restarted.

1 26. The article of manufacture of claim 22, wherein the configuration of the
2 plurality of timers regulates a latency of an arriving interrupt event in generating
3 interrupts.

1 27. The article of manufacture of claim 22, wherein the configuration,
2 measurement, and assertion result in one interrupt being generated for a plurality of
3 arriving interrupt events.

1 28. The article of manufacture of claim 22, wherein the configuration,
2 measurement, and assertion are performed by an interrupt generator, including an
3 Input/Output controller, wherein the interrupt generator is coupled to a computational
4 device, wherein the computational device is capable of receiving the one or more
5 interrupt events to result in interrupts at one rate at which the computational device can
6 process the interrupts without decreasing performance of other functions of the
7 computational device.

1 29. The article of manufacture of claim 22, wherein the configuration and
2 assertion are performed by an interrupt moderator included in a computational device,
3 wherein the interrupt moderator includes the plurality of timers, wherein an interrupt
4 moderation level of a first timer is different from an interrupt moderation level of a
5 second timer.

1 30. The article of manufacture of claim 22, wherein the configuration of the
2 plurality of timers is based on a consideration of possible load on a processor based on a
3 level of possible interrupts to the processor and a desired latency of the arriving interrupt
4 events.